Low-Energy FPGAs - Architecture and Design
Our rough guess is there are 45,500 words in this book.
At a pace averaging 250 words per minute, this book will take 3 hours and 2 minutes to read. With a half hour per day, this will take 6 days to read.
How long will it take you?
This book will take an estimated to read at a reading speed averaging words per minute. With 30 minutes per day, this will take to read.
Enter your reading speedYou can take one of our WPM reading speed tests to find your reading speed.
Create a free account to track your reading progress, build your reading list, and set reading goals.
Author
Contributions
- Rabaey, Jan M. - Contributor
Publication
2001 - Springer US, Boston, MA, Massachusetts
Language
English
Word Count
45,500 words, Guess
Page Count
182 pages
Physical Format
Electronic resource
Identifiers
- Internet Archivelowenergyfpgasar00geor
- ISBN-101461355451
- ISBN-101461514215
- ISBN-139781461355458
- ISBN-139781461514213
and 4 more
- OCLC Control Number852789585
- Better World Books9781461355458
- Better World Books9781461514213
- Open LibraryOL27071857M
Classifications
- DDC621.3815
- LCCTK7888.4
- LCCTK7888.4TK1-9971TA34
and 1 more
- LCCTK7867-7867.5
Description
Low-Energy FPGAs: Architecture and Design is a primary resource for both researchers and practicing engineers in the field of digital circuit design. The book addresses the energy consumption of Field-Programmable Gate Arrays (FPGAs). FPGAs are becoming popular as embedded components in computing platforms. The programmability of the FPGA can be used to customize implementations of functions on an application basis. This leads to performance gains, and enables reuse of expensive silicon. Chapter 1 provides an overview of digital circuit design and FPGAs. Chapter 2 looks at the implication of deep-submicron technology onFPGA power dissipation. Chapter 3 describes the exploration environment to guide and evaluate design decisions. Chapter 4 discusses the architectural optimization process to evaluate the trade-offs between the flexibility of the architecture, and the effect on the performance metrics. Chapter 5 reviews different circuit techniques to reduce the performance overhead of some of the dominant components. Chapter 6 shows methods to configure FPGAs to minimize the programming overhead. Chapter 7 addresses the physical realization of some of the critical components and the final implementation of a specific low-energy FPGA. Chapter 8 compares the prototype array to an equivalent commercial architecture.
Subjects
Series Statement
- The Springer International Series in Engineering and Computer Science -- 625
- International series in engineering and computer science -- 625.
Other Editions
- Low-Energy FPGAs - Architecture and Design
Reader Reviews
No reviews yet for this book.
Be the first to share your thoughts!