Processor Architecture
From Dataflow to Superscalar and Beyond
1 edition
Our rough guess is there are 97,250 words in this book.
At a pace averaging 250 words per minute, this book will take 6 hours and 29 minutes to read. With a half hour per day, this will take 13 days to read.
How long will it take you?
This book will take an estimated to read at a reading speed averaging words per minute. With 30 minutes per day, this will take to read.
Enter your reading speedYou can take one of our WPM reading speed tests to find your reading speed.
Create a free account to track your reading progress, build your reading list, and set reading goals.
Word Count
97,250 words, Guess
Page Count
389 pages
Physical Format
Paperback
Identifiers
- Open LibraryOL9062691M
- ISBN-139783540647980
- ISBN-103540647988
- OCLC Control Number41315354
- OCLC Control Numberprocessorarchite00ilcd
and 3 more
- Library of Congress Control Number99015706
- LibraryThing1910677
- Goodreads1423802
Classifications
- LCCQA76.9.A73 S456 1999
First Sentence
CISC. Conventional state-of-the-art computers in the 1960s and 1970s, exemplified by the IBM System/370, and the DEC PDP-11 minicomputer series and VAX-11/780 super minicomputer, were rack-based machines implemented with discrete logic and only rarely with microchips.
Subjects
Other Editions
- Processor Architecture: From Dataflow to Superscalar and Beyond
Similar Books
Computer architecture: a quantitative approach
John L. Hennessy, David A. Patterson, with contributions by David Goldberg, Krste Asanovic.
MDA Explained: The Model Driven Architecture(TM): Practice and Promise (The Addison-Wesley Object Technology Series)
Anneke Kleppe, Anneke G. Kleppe, Jos Warmer, Wim Bast
IT architectures and middleware: strategies for building large, integrated systems
Chris Britton, Peter Bye.
PCs for dummies
by Dan Gookin
Software Architecture in Practice
Len Bass, Rick Kazman, Paul Clements
Digital techniques and microprocessor systems
Ian R. Sinclair and Geoffrey E. Lewis.
High Performance Embedded Architectures and Compilers: First International Conference, HiPEAC 2005, Barcelona, Spain, November 17-18, 2005, Proceedings
Theo Ungerer, Mateo Valero, Wen-Mei W. Hwu, Nacho Navarro, Tom Conte, Wen-mei W. Hwu
Inside the Machine: An Illustrated Introduction to Microprocessors and Computer Architecture
Jon Stokes
Reader Reviews
No reviews yet for this book.
Be the first to share your thoughts!