Innovative architecture for future generation high-performance processors and systems
18-19 January, 2001, Maui, Hawaii
Our rough guess is there are 27,250 words in this book.
At a pace averaging 250 words per minute, this book will take 1 hours and 49 minutes to read. With a half hour per day, this will take 4 days to read.
How long will it take you?
This book will take an estimated to read at a reading speed averaging words per minute. With 30 minutes per day, this will take to read.
Enter your reading speedYou can take one of our WPM reading speed tests to find your reading speed.
Create a free account to track your reading progress, build your reading list, and set reading goals.
Author
- International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (2001 Maui, Hawaii)
- Hawaii) International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (2001 : Maui
- Alex Veidenbaum
- Kazuki Joe
- DARPA
- ITO PAC
Contributions
- Veidenbaum, Alex. - Contributor
- Joe, Kazuki. - Contributor
- DARPA/ITO PAC/C Program. - Contributor
- Maui High-Performance Computing Center. - Contributor
Publication
2000 - IEEE Computer Society, Los Alamitos, Calif, California
Language
English
Word Count
27,250 words, Guess
Page Count
109 pages
Identifiers
- ISBN-100769513093
- ISBN-100769513107
- ISBN-100769513115
- ISBN-139780769513096
- ISBN-139780769513102
and 4 more
- ISBN-139780769513119
- Library of Congress Control Number2002265750
- OCLC Control Number48157915
- Open LibraryOL3579711M
Classifications
- LCCQA76.9.A73 .I568 2001
Subjects
Topics
Genres
- Congresses
Other Editions
- Innovative architecture for future generation high-performance processors and systems: 18-19 January, 2001, Maui, Hawaii
Similar Books
MDA Explained: The Model Driven Architecture(TM): Practice and Promise (The Addison-Wesley Object Technology Series)
Anneke Kleppe, Anneke G. Kleppe, Jos Warmer, Wim Bast
Computer architecture: a quantitative approach
John L. Hennessy, David A. Patterson, with contributions by David Goldberg, Krste Asanovic.
IT architectures and middleware: strategies for building large, integrated systems
Chris Britton, Peter Bye.
1998 IEEE International Performance, Computing, and Communications Conference, Tempe/Phoenix, Arizona, U.S.A., February 16-18, 1998
sponsored by Institute of Electrical and Electronics Engineers [and] IEEE Communications Society.
High Performance Embedded Architectures and Compilers: First International Conference, HiPEAC 2005, Barcelona, Spain, November 17-18, 2005, Proceedings
Theo Ungerer, Mateo Valero, Wen-Mei W. Hwu, Nacho Navarro, Tom Conte, Wen-mei W. Hwu
Software Architecture in Practice
Len Bass, Rick Kazman, Paul Clements
Reader Reviews
No reviews yet for this book.
Be the first to share your thoughts!